| Peer-Reviewed

Design and Implementation of a Heterogeneous Safety Critical Computer

Received: 21 June 2019     Published: 27 August 2019
Views:       Downloads:
Abstract

In recent years, the rapid development of high-speed railway in our country, followed by a rail safety problem has become the most important issue, as the core of the train operation control equipment, the development of the safety critical computer should be considered, firstly. At present, the mainstream safety critical computers all adopt the method of isomorphism, which can eliminate the multiple non-common fault of the same error structure, but can do nothing for some common fault. In this paper, a heterogeneous safety critical computer design and implementation method is proposed, which adopts the method of heterogeneous hardware and software, and analyzes its reliability and security by using fault tree model.

Published in Science Discovery (Volume 7, Issue 4)
DOI 10.11648/j.sd.20190704.22
Page(s) 249-256
Creative Commons

This is an Open Access article, distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution and reproduction in any medium or format, provided the original work is properly cited.

Copyright

Copyright © The Author(s), 2019. Published by Science Publishing Group

Keywords

Heterogeneous, Safety Critical Computer, Reliability, Security

References
[1] 唐俊同. 轨道交通信号系统安全计算机浅谈[J]. 机车电传动, 2011(6):73-75.
[2] Kim H, Lee H, Lee K. The design and analysis of AVTMR (all voting triple modular redundancy) and dual–duplex system[J]. Reliability Engineering & System Safety, 2005, 88 (3): 291-300.
[3] Hwang J G, Jo H J, Jeong R G. Analysis of safety properties for vital system communication protocol [C]// International Conference on Electrical Machines and Systems. IEEE, 2007: 1767-1771.
[4] 黄涛, 陈祥献, 黄海. 基于三取二冗余结构的安全计算机系统[J]. 计算机工程, 2011, 37(18):254-257.
[5] 刘真. 一种三取二安全计算机系统的设计与实现[J]. 铁路计算机应用, 2016, 25 (11):49-52.
[6] Ferdous R, Khan F, Sadiq R, et al. Fault and event tree analyses for process systems risk analysis: uncertainty handling formulations. [J]. Risk Analysis, 2011, 31 (1): 86–107.
[7] 马婷. 二乘二取二安全计算机内部安全通信机制的设计与实现[D]. 西南交通大学, 2016.
[8] 刘晨阳. TYJL-ADX型二乘二取二计算机联锁系统的优越性[J]. 技术与市场, 2012(10):26-27.
[9] 张海波. 分布式异构三取二安全控制单元的设计[D]. 浙江大学生物医学工程与仪器科学学院 浙江大学, 2010.
[10] Oster D, Kumada M, Zhang Y. Evacuated tube transport technologies (ET3) tm: a maximum value global transportation network for passengers and cargo[J]. Journal of Modern Transportation, 2011, 19 (1): 42-50.
[11] 邹玉龙, 刘彬, 田小莉,等. 基于VxWorks新型映像的三模冗余启动机制研究[J]. 计算机测量与控制, 2017, 25(8):120-122.
[12] 盛华, 刘书刚, 葛树俊. 基于QNX与Cortex-A8的CAN通信[J]. 计算机应用, 2015(a02):20-23.
[13] Qian Z, Huang H. Design and implementation of Linux network computer system based on Loongson Mipsel architecture [C]// International Conference on Computer Science and Service System. IEEE, 2011: 1209-1212.
[14] Sun L, Peng X, Zhu J, et al. A TRM Control System Designed by Loongson MCU [C]// Control Conference, 2008. CCC. IEEE, 2008: 777-779.
[15] 卢宏康, 曹源, 马连川. 基于动态故障树的异构安全计算机系统共模故障分析研究[J]. 铁路计算机应用, 2017(9).2
[16] 陈仁龙. 故障树分析计算方法[J]. 科技创新与应用, 2018, No.244(24):114-115.
Cite This Article
  • APA Style

    Shi He, Zhao Deliang. (2019). Design and Implementation of a Heterogeneous Safety Critical Computer. Science Discovery, 7(4), 249-256. https://doi.org/10.11648/j.sd.20190704.22

    Copy | Download

    ACS Style

    Shi He; Zhao Deliang. Design and Implementation of a Heterogeneous Safety Critical Computer. Sci. Discov. 2019, 7(4), 249-256. doi: 10.11648/j.sd.20190704.22

    Copy | Download

    AMA Style

    Shi He, Zhao Deliang. Design and Implementation of a Heterogeneous Safety Critical Computer. Sci Discov. 2019;7(4):249-256. doi: 10.11648/j.sd.20190704.22

    Copy | Download

  • @article{10.11648/j.sd.20190704.22,
      author = {Shi He and Zhao Deliang},
      title = {Design and Implementation of a Heterogeneous Safety Critical Computer},
      journal = {Science Discovery},
      volume = {7},
      number = {4},
      pages = {249-256},
      doi = {10.11648/j.sd.20190704.22},
      url = {https://doi.org/10.11648/j.sd.20190704.22},
      eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.sd.20190704.22},
      abstract = {In recent years, the rapid development of high-speed railway in our country, followed by a rail safety problem has become the most important issue, as the core of the train operation control equipment, the development of the safety critical computer should be considered, firstly. At present, the mainstream safety critical computers all adopt the method of isomorphism, which can eliminate the multiple non-common fault of the same error structure, but can do nothing for some common fault. In this paper, a heterogeneous safety critical computer design and implementation method is proposed, which adopts the method of heterogeneous hardware and software, and analyzes its reliability and security by using fault tree model.},
     year = {2019}
    }
    

    Copy | Download

  • TY  - JOUR
    T1  - Design and Implementation of a Heterogeneous Safety Critical Computer
    AU  - Shi He
    AU  - Zhao Deliang
    Y1  - 2019/08/27
    PY  - 2019
    N1  - https://doi.org/10.11648/j.sd.20190704.22
    DO  - 10.11648/j.sd.20190704.22
    T2  - Science Discovery
    JF  - Science Discovery
    JO  - Science Discovery
    SP  - 249
    EP  - 256
    PB  - Science Publishing Group
    SN  - 2331-0650
    UR  - https://doi.org/10.11648/j.sd.20190704.22
    AB  - In recent years, the rapid development of high-speed railway in our country, followed by a rail safety problem has become the most important issue, as the core of the train operation control equipment, the development of the safety critical computer should be considered, firstly. At present, the mainstream safety critical computers all adopt the method of isomorphism, which can eliminate the multiple non-common fault of the same error structure, but can do nothing for some common fault. In this paper, a heterogeneous safety critical computer design and implementation method is proposed, which adopts the method of heterogeneous hardware and software, and analyzes its reliability and security by using fault tree model.
    VL  - 7
    IS  - 4
    ER  - 

    Copy | Download

Author Information
  • School of Electronic and Information Engineering, Beijing Jiaotong University, Beijing, China

  • School of Electronic and Information Engineering, Beijing Jiaotong University, Beijing, China

  • Sections